## This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**


Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


## IMAGES ARE BEST AVAILABLE COPY.


As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.
















































Fig. 6C


Prior Art Fig. 7A Nwell Psub  $\gamma_j$ Psub











## Fig. 8A









Fig. 8B























































Fig, IC














Fig 14A




Fig. 14B






Fig. IVE






Fig 14D










Fig. 146





500 75.5 N W.S Fox

Fig. 14I.


F19, 143







F. g. 14.KM







Fig. 15A



Fig, 15B




Fig. 15C





Fig. 151







Fig. 16.8







Fig. 16D











Fig. 16F

























F. 9. 17 K














F19. 18A





F19.18B





F19 18C


















402


First Pad Oxide Layer
Fig 21


350



90% 404 Psubstrate 350 Locos - NitriAc Mask and Etch 5V PNP 306 High Fr Layout 5V NPN 305 704

F14. 22B





Symmetrical 12 V CMOS

12V PM0S 309

12V NM0S 310

HOH Psubstrate 350 Locos - Nitrid. Mask and Etch Fig. 22 E dar

<u>)</u>.

LOCOS - Field Osidation Fig. 23A

5V PM0S 301

5V NMOS 302

High Fr Layout

SV NON 305

352

5 V PNP 306

352 404 Substrate 352 40% 355 hoh

2000s - Field Oxidation

F19. 23B

Conventional Layout

5V NPN

SVPNP

255 Psubstrate 350 HOH hoh 355

LOCOS - Field Oxidation

Fig 23C

352 350 304 Lateral Trench DMOS substrate HOM - 352 352 hoh

LOCOS - Field Cridation

Fig. 23D

als. SOWN 121 Substrate 350 Symmetrica (12V CMOS 404 Locos - Field Oxidation 352 12 r PMOS 309 404

-19.23E

352 Psubstrafe 350 408 Second And Oxide Layer Fig. 24A 408 352

5V PM0S 301

5V NM0S 302

305 AND 15 High Fr Layout SV NPN 305

Second Pad Oxide Layer

F19. 246

V substrate 350 80h Second Pad Oxide Layer Fig. 24C (7) 80H. 355

Conventional Layout


CONVENTIONAY 5V NPN

5V PNP

. .

•

30V Lateral Trench DMOS 308




Second Pad Oxide Layer

Mos 309 12V CMOS 710 12V PM0S 309


408 P substrate 352 8oh

Second Pad Oxide layer




Trench Hard Mask

30V Lateral Trench DMOS 308




Sacrificial Oxide

30 V Lateral Trench DMOS 308



Trench Gate Oxide Fig. 2712


30 V Lateral Trench DMOS 308




Polysilicon - First Layer

٠,

30V Lateral Trench DMOS 308




30V Lateral Trench DMOS 308



.

- 30 V Lateral Trench DMOS 308




Second Polysilien Etchback - First Layer Fig. 310

30V Lateral Trench DMOS 308 389 396A Substrate 3968 384 410 314


Polysilicum - Second Layer


308 30V Lateral Trench DMOS





Interlayer Dielettric


30 V Lateral Trench DMOS 308



















N Drift Implant - First Staye

F19, 360


30 V Lateral Trench DMOS 308




N Drist Impart - Second Stage Frg. 370




Ĵ.




• 1







F12 408





30V Lateral Trench DMUS 308




5V NWell Implant-First Stage














30V Lateral Trench DMUS 308














30V Lateral Trench DMOS 308







P substrate 350 5V PNP 306 386B 390 B High Fr Layout 826 SV NPN 305 3404 886


12V P Well Implant - First Staye Fig. 43B






P Substrate 350 12V P Well Implant - Second Stage 5V PNP 306 E1 98 E 390 B High Fr Layout 438 5V NPN 305 390 R 438







5V PM0S 301

High FF Layout

5V PNP 306


5V NPN 305

5V P Well Implant - First Stage

Conventional Layout

convention SV NPN

5V PNP




5V P Well Implant - First Stage Fig 45C


372F 0/2 SOMN 12/ £ 386 140 Symmetrical IZV CMOS 12V PMOS 309 12V 312F 380B 440

P substrate 350 5V P Well Implant - First Staye

390C



High Fr Layout




Second Stage SV P Well Implant -

5V PNP 306 390 B 386 B Conventional Layout 140 5V NPN 305 26/4 390 A 3780


5V P Well Implant - Second Staye

Psubstrate 350

F19. 46C




30V Lateral Trench DMOS 308



10E SOMUS 301

5V NM0S 302



12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V

372F Psubstrate 350 390C 386 D hhh 372F **ሖ**፟፟ሖ 380 B


First Planar Gate Oxide

Threshold Adjust Implant - First Stage Psubstrate 350 944 3406 372 A 9/14 354 A


5V NM0S 302

5V PM0S 301

/2v NM0S 3/0 Symmetrical 12V CMOS 12V PM0S 309




Threshold Adjust Implant - First Stage



Threshold Adjust Implant - Second Stage First Planar Gate Oxide Removal F19: 50 A

12V NM0S 310 Symmetrical 12V CMOS 12V PM0S 309 12V NM




5V PM0S 30/

5V NM0S 302

P substrate 350 452 372A 3906 Second Planar Gate Oxide 1/52 354A

12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V



P substrate 350 3906 3724 354A H2H


5V PM0S 36/

51 NM0S 302


.

 $\frac{f_{s_i}}{4}$ 


301 Lateral Trench DMOS 308




Symmetrica / 12V CMOS 12VPMOS 309 12V NMOS 310




Polysilicon - Third Layer





30V Lateral Trench DMOS 308







Planar Gate Formation








N-Base Mask and Implant Fig. 54C




30V Lateral Trench DMB 308


W-Base Mask and Implant FID




30V Lateral Trench DMOS 308




30V Lateral Trench DMOS 308






12V PLDD Implant



121 N-LDD Implant Fig 58 E



5V PNP 306 P substrate 350 394 3608 3868 466 High F Layout 5V NPN 305 766 390A 3720

5V P-LOD Implant

488 Psubstrate 350 SV PNP 344 3908 3868 5V P-LOD Implant Fig. 59 C 99/1 5V NPN 390A 3720 994

Conventional Layout

30V Lateral Trench DMOS 308

P substrate 350 466 395A 3911 393A 3954 1/66


5V NM0S 302

51 PM0S 301

P substrate 350 893 3768 340 G 3588 376A 372A 354A 3584 894


SV N-LDD Implant Fig. GOA


P substrate 350 5V PNP 306 894 394 390 13 386B 5V N-LOD Implant High Fr Layout 5V NPN 305 3904 372C 894




5V N-LOD Implant

30V Lateral Trench DMOS 308






30V Lateral Trench DMOS 308





Side wall Spacers Fig. 610

12× NMOS 310 Symmetrical 12V CMPS 12V PMOS 309




Sidewall Spacers







P substrate 350 394 5-PNP 380 8 3868 Conventional Layout Pt Implant Fig. 62C 927 5V NPN 390A 3726 <u>924</u>



30V Lateral Trench DMS 308

Pt Implant Fig. 620






High Fr Layout

5V NPN 305

5V PNP 306




N+ Implant Fig. 63B

846 SV PNP P substrate 350 398 3908 386 B Conventional Layout 5V NPN 390 A 3726 470


Nt Implant Fig. 63C

. 30V Lateral Trench DMOS 308





Nt Implant Fig 630


12V NM0S 3/0 Symmetrica (12V CMOS 12V PMOS 309 12



N+ Implant Fig 63 E










Psubstrate 350 30V Lateral Trench DMOS 308 480 784 3918 393A 3854 28/ 480


Interlayer Dielectric Deposition and F19. 640









N-plus Mask and Implant






N-pluy Mask and Implant



5V NM0S 302


5V PM0S 301



D. pluy Implant

High F Layout

5V PNP 306 SOE NAN 15




P-plug Implant


180

P substrate 350 SV PNP 344 340 8 386B Conventional Layout 180 SVNPN 390A 312C 180


30/Latera ( Trench DMOS 308



P-plug Implant Fig 66D Symmetrical 12V cmos 12V PMOS 309 12V NMOS 310



Colun Implant



Metal Layer Fig 67A


5V PNP 306 Psubstrate 350 . 344 3908 3868 High F Layout 5V NPN 305 3904 3725

Metal Layer Fig. 6718


186 180 SV PNP Psubstrate 350 364 390B 386B 189 981 Conventional Layous 5 V NPN 486 390A 3720 480

Metal Layer F19.67C

1 Trench DMOS 308 30V Lateral



Metal Layer Flg. 670



Metal Layer

Fig. 17V




Fig. 17W





Fig. 17x

Fig. 174






Fig. 172




Fig. 17 AA




Fig. 17 BB




Fig. 17cc

